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ABSTRACT
The 1979 phase of this Automated Array Assembly, Phase 2
contract was devoted solely to the tasks of scaling up the Tandem
Junction Cell (TJC) from 2 em X 2 cm to 6.2 em X 6.2 cm and the
assembly of several modules using these large-area TJCs. The scale-up
of the TJC was based on using the existing process and doing the
necessary design activities to increase the cell area to an acceptably
large area. The design was carried out using available device models.
The design was verified and sample large-area TJCs were fabricated.
Mechanical and process problems occurred causing a schedule slippage
that resulted in contract expiration before enough large-area TJCs
were fabricated to populate the sample Tandem Junction Modules
(TJMs).
A TJM design was carried out in which the module interconnects
served to augment the current collecting buses on the cell. The
module was made up of a 5 X 6 TJC matrix mounted on a
porcelainized steel substrate with a glass cover. The TJC matrix was
series-parallel connected using copper clad Invar interconnects
soldered to the TJC metallization. Sample cell matrices were
assembled using dummy cells. No sample TJMs were assembled due
to a shortage of large-area TJCs and contract expiration.
a
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SECTION I
INTRODUCTION
The Automated Array Assembly Task, Please 2 of the Low-Cost Solar Array (LSA) Project is a
process development task. This contract includes solar cell module process development activities ill
the areas of Surface Preparation, Plasma Processing, Diffusion, Cell Processing and Module
Fabrication. In addition, a align-Efficiency Cell Development Activity is included. The overall goal
is to advance solar cell module process technology to elect the 1986 goal of a production capacity
of 500 megawatts per year at a cost of less then $500 per kilowatt. The contract activity described
by this report focused oil 	 process elements started above and on all overall module process.
The 1978 Annual Report (DOE"/JPL, 951881-79-4) covered the work on process step
developillent carries, out oil texture etching including the evolution of a c01lCCptl1al process 1110(101
for the texturing process; plasma etching; and diffusion studies that focused on doped polymer
diffusion sources. Cell processing was carried out to test process steps and a simplified diode solar
cell process was developed. Cell processing was also run to fabricate square cells to populate sample
mininlodules. Module fabrication featured the demonstration of a porcelainized steel-glass structure
that should exceed the 20-year life goal of the LSA program,
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Also included in the 1978 Annual Report and in a separate Final Report. (DOE/JPI,
954881-79-5) was a related set of studies on high-efficiency cell development carried out oil
Texas 111stru1nClltS developed Tandem J unction Cell (TJC) and a modification of the TJC called the
Front Surface Field (FSF) cell. These cells feature: planar backside Contacts With no metallization of
the frontside. Cell efficiencies in excess of 16 1/{, at AM 1 have been attained with only modest fill
factors. Photo-generated current densities as high as 44 mA/cm 2 at AMO have beeil attained, A
transistor-like model has been proposed that fits the cell performance and provides a guidcli1lC for
future improvements in cell performance,
In this Finai Report, the 1979 work leading toward a Tandem Junction Module (TJM) is
covered. A large-area, 6.2 cm X 6.2 cm, TJC was designed, the TJC process was verified and the
design was verified. Sample large-area TJCs were fabricated but due to mechanical and process
problems, enough cells to populate modules could not be fabricated within the limitations of the
schedule and budget. The module fabrication process was carried through the stages of defining the
cell module tradeoffs, fabricating porcelainized steel substrates, fabrication of clad metal
interconnects and assembly of a cell matrix using duillnly TJCs. Since TJC fabrication was limited
to a few sample cells, no TJMs were completed. TJM performance was calculated from perforlllance.
data oil TJCs. No cell development or process development effort was included in the 1979
portion of this contract,
SECTION II
TECHNICAL DISCUSSION
The technical work on this program was divided into two major areas, Large-Area TJC and
Tandem Junction Module (TJM). The large-area TJC effort consisted of freezing the development of
the TJC as of December 1978 and scaling up the cell size from 2 cm X 2 cm to a large-area TJC,
6.2 cm X 6.2 cm. The TJM effort consisted of adapting the porcelainized steel-glass module developed
earlier to accept a TJC matrix.
A discussion of the activities in each area follows.
A. LARGE-AREA TJC
1. Cell Design
a. INTRODUCTION
A theoretical model has been developed which explains operation of the TJC in terms of
transistor action. l ,2 This model has been applied to calculate cell performance in terms of
structure. 3 Relationships for series resistance losses have also been developed. 4 , 5 The above models
are reviewed here and have been extended to provide a quantitative design theory for the TJC.
These principles were applied to the design of a TJC structure to meet the requirements of this
program. The precise relationships presented here were not available when the design was carried
out; however, the principles were known and similar equations were used.
b. TANDEM JUNCTION CELL — STRUCTURE AND MODEL
As illustrated in the cross section of Figure 1, the TJC 6 consists of a P-type base with a thin
N+ region at the front surface and interdigitated P+ and N+ regions at the back. The front N+ region
is uncontacted. Current is collected at the N+ and P+ contacts at the back of the cell. The front
surface is texturized. Refraction of incident light and reflection at the back surface give a long
optical path so that a high percentage of the light is absorbed, even in very thin cells.
Benefits of using contacts oil 	 the back surface include:
Elimination of metal shadowing
Potential of low series resistance
Convenience of interconnect
Additionally, high short-circuit current and open-circuit voltage have been achieved in very thin
cells. An inherent limitation of back contact cells is that good performance is dependent upon high
lifetime.
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Figure 1. Sketch of Tandem Junction Solar Cell
Operation of the TIC is explained by the basic transistor model l , 2 shown in Figure 2. In the
cross section of Figure 2(a), the front N+ region corresponds to the emitter, the P-region to the base,
and the back N+ region to the collector. The current sources IXF and INC in Figure 2(b) result from
carrier generation in the vicinity of emitter-base and collector-base junctions, respectively.
Generation and flow of carriers is illustrated in Figure 3. When carriers are generated in the
emitter, holes diffuse to the base region. For short-circuit conditions, the holes move by fields
through the base to the P+ contact. To maintain charge neutrality, a potential is built up across the
junction such that electrons are injected from emitter to base ill approximately equal quantities.
Carrier generation in the base also contributes to the emitter-base junction potential; a boundary
condition for base-generated carr y'.'$ i5 that net flow of electrons across the emitter-base junction
is zero (assuming el::itter injection efficiency is unity, as discussed in a later section).
From the equivalent circuit of Figure 2(b), the short-circuit current is
ISC = UN INF + INC
	 (1)
where UN is the forward (normal) current transfer ratio. Most of the current is generated very close
to the surface. As a first-order approximation, the total photon-generated current IN is at the
emitter junction so that
ISC = aN IN.	 (2)
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Figure 3. Schematic Representation of Carrier Flow in Tandem Junction Cell
Open-circuit voltage determined from the Ebers-Moll relationship is
VOC = kT 111	
ISC	 (3)
q	 ICS (1 — aN aI)
where ICS is the saturation current of the collector-base jultctiOI1. In principle, VOC can be made
quite high if forward and inverse current transfer ratios, aN and «1, approach unity.
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High measured values of short-circuit current, open-circuit voltage, and good response at short
wavelength are consistent with the transistor model,
The transistor model provides a familiar frame of reference 3 for optimizing the TJC structure
and estimating performance. Short-circuit current, in Equation (2), is related to physical parameters
of the cell by expressing current transfer ratio as
uN = TE
	 (4)
cosh W
L
where W is base width, L is diffusion length for minority carriers in the base, and 
'YE is injection
efficiency for the emitter-base junction. Values of 'YEnear unity can be obtained using heavily
doped emitters.
From Equations (2) and (4), short-circuit current is approximated as
I SC = IN
	 (5)
W
cosh —
L
C. DESIGN RELATIONSHIPS
1. Short-Circuit Current Density
Short-circuit current and open-circuit voltage for the TJC follow from the transistor model.
Short-circuit current is approximated from Equation (5).
A more accurate calculation (5) has been carried out using the carrier continuity equation
gDd2N 
— q N + G (X) = 0
dX2
	z
The carrier generation function, G(X), has been adapted to the TJC by including the effects of
refraction and reflection. The continuity equation is solved by a computer routine to obtain short-
circuit current due to carriers generated in the base. Boundary conditions are
N' (XE) = 0	 (assuming TE = 1.0)
N (XE +W)=0
where XE is emitter junction depth and W is base width. Current due to generation in the emitter is
obtained from the transistor model.
(G)
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Short-circuit current density is plotted in Figure 4 as a function of base width for several
constant values of diffusion length. The solid lines are results from the computer solutions the
transistor approximation from Equation (5) is shown by the dotted lines. For small values of W/L
the two are essentially coincident. The transistor model deviates for large values of W/L but still
gives a useful engineering estimate. Measured values for several cells are shown in Figure 4. These
follow predicted trends and are within limits of lifetime measurement,
Dependence of open-circuit voltage on cell parameters can be calculated from Equation (3),
using values of short-circuit current density obtained from Figure 4 with the relationship
A gD 11i2
ICS 
= W NA	 (7)
where
A = area
q = electronic charge
D = diffusion coefficient for minority carriers
ni = intrinsic currier concentration
W = base width
NA = acceptor doping concentration
It is assumed that emitter and collector injection efficiencies are unity so that
aN - aI ^
	 I W	 (8)
where	 cosh L
L = DT
and T is minority carrier lifetime.
2. Open Circuit Voltage
Open-circuit voltage calculated from this model is plotted in Figure 5 as a function of base
lifetime, T, for constant values of base resistivity (related to NA). Values of resistivity below
1.0 ohm-cm were not considered here. Injection efficiency for the corresponding base doping
concentration could become significantly less than unity for low resistivity bases so that benefits of
the TJC are not realized.
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3. Series Resistance Losses
Resistivity power losses from a cell or cell segment are evaluated using fractional loss
componellts. 4 , 5 The fractional loss component due to a series resistance effect is defined as
F
PR
_
PMA
where PR is the resistive loss component and PMA is the maximum power available.
Current paths for photon-generated hole electron pairs are illustrated in Figure 6. Resistive
losses are due to the majority carrier components, i.e., holes in the P-base region and electrons in
the N+ collector region. Hole current flows transversely through the base to the P+ contact; electron
current flows across the N+ collector region to the metal contact.
The fractional loss FB due to the base current is approximately
FB = K12 JSC pS S2
	 (9)
I2 VOC CF
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Figure 6. Current Paths in TJC
where S is spacing between adjacent P+ fingers, pS is sheet resistance of the base, JSC is short-circuit
current density. This expression is based on ideal junction characteristics for which the curve factor,
CF and
JM
K1 JSC
9
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are uniquely determined by VpC. (In the above expression, JM is current density at the maximum
power point.) For a wide range of VOC
K12 1.1
CP
For a tandem junction cell, the base sheet resistance is
pB
PS - W
where p B is base resistivity and W is base width.
The fractional loss FN due to the N+ resistance is approximately
K1 2 J SC p N S2
FN =
	 (10)
12 VpC CF
where pN is the sheet resistance of the N+ region.
For metal contact fingers of constant width, T, length, L, and metal sheet resistance, pM, the
resistive loss factor is approximately
KI2 JSC PM L2S
FM =	(I1)
3 VpC CF T
The resistive loss factor for contact resistance is
Ki t JSC p C S
FC =	 (12)
VpC CF TC
where p C is the specific contact resistance and TC .is the width of the contact.
The total resistive :^^s is
FT = FB + FN + FM(p+) + FM(N+) + FC(p+) + FC(N+) 	 (13)
where the loss factors are as defined above. Metal finger losses FM(p+) and FM(N+) are For the P+-
and N+ fingers respectively. FC(p+) and FC (N+) are contact resistances for P+ and N+ contacts.
10
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4. Conversion Ffficienay i;
The models described above were used to calculate cell parameters JSC' VOC and FB and
conversion efficiency (at AMO)
= 
JSC VOC CF FT	 (14)
0.135 W/cm2
for the Tandem Junction Cell. Physical parameters used for this calculation are
W = 0.005 cm
S = 0.08 cm
Cell parameters were calculated for base resistivity values of 1.0, 3.0, 6.0 and 10 olun-cm and values
of lifetime from 0.5 to 25.0 µs. Conversion efficiency for the TJC is plotted in Figure 7 as a function
of minority carrier lifetime with base resistivity as a parameter.
d. tATIONALE
T', °re are additional loss components, less clearly defined, which affect the open-circuit
voltage, `OC, and the short-circuit current density, JSC, in Equation (14). Quantitative relationships
are not available; however, these factors affect conversion efficiency and provide design guidelines,
as discussed below.
I) Surface recombination in the P-area (fingers and bond pad) contributes to dark
current and is a sink for photon-generated current. This loss is reduced by use of a
boron implant; however, the P-area should be as small as possible.
2) The P+ contacts are an area of infinite surface recombination velocity. This loss is
reduced by increasing the active P-impurity concentration in tho P +-area (e.g., high
temperature aluminum alloy) and by using the smallest area compatible with contact
resistance.
3) INletal contacts to the N+-area are regions of infinite surface recombination velocity
and very low reflection. These contact areas should be minimized.
A design was carried out based on the design relationship considerations described above with
several additional constraints:
1) Dimensions are a 6.2 X 6.2 cm truncated square
2) One cacti N+ and P+ bond pad on opposite edges of the cell
3) Minimum widths or spacings on the cell are 26 pin
4) Minimum spacing between adjacent metal fingers is 250 µm.
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2.	 Process Verification
Process verification test lots were run oil X 21 cm TJC's. Probe testing was done before sawing
into squares by using backside illumination (the light shines between the metal contacts). Only
preliminary conclusions can be drawn regarding photoresponse from these probe tests.
Two Czochralski (Cz) grown crystals were used to check minority carrier lifetime after a steam
oxidation and again after a POCI 3 diffusion cat 850°C. Two slices from each crystal were oxidized in
steam at 850°C, the oxide was stripped and the lifetime was measured wing the surface photovoltage
(SPV) technique. The slices were then coated on one side with a low-temperature plasma-deposited
silicon oxide and the other side was phosphorous-diffused at 850°C for 60 niinutes. The oxide was
removed and the SPV lifetime rtmasuren ► ent was repeated. Two fresh slices from each Cz crystal
were coated on one side with plasnta-deposited silicon oxide and subjected to the saute phosphorous
diffusion conditions. The oxide was removed .1111.1the SPV lifetime measurement was made. The
results are listed in Table I.
Table 1. Process Lifetime Measurements
Lifetime After Lifetime After
Steam Oxidation POC13 Diffusion
Crystal G, S) (u S)
548 6.8.5 24 27
548 No Oxidation 28
549 7.5- 16 33	 42
549 No Oxidation 45 50
Je t-ril
P^ AL pA^
OR PO4,
I?
The data suggests that while a steam oxidation degrades minority carrier lifetime in Cz grown,
crystals, a subsequent phosphorous diffusion provides a gettering effect that substantially recovers
the lifetime. The conclusion from this data is that any process sequence that uses a steam oxidation
step must follow the steam oxidation with a phosphorous diffusion step to retain minority carrier
lifetime for solar cell operation.
Contact resistivity on the P+ regions was measured after alloying Al at 650°C and 850T. The
concontric ring pattern described in earlier reports oil contract was used. Contact resistivity
between the evaporated Ti-Pd-Ag contact metallization and the alloyed Al P' ►' layer is shown below.
In all cases, 4000A of evaporated Al was used.
	
Alloy (conditions 650°C/30 min
	 850°C/30 min
PC (S2 -cm11 2 )	 3	 4X 10 . 3	 0.4 .- 3 X 10- 3
Further sintering of the evaporated Ti-Pd-Ag contacts at 4-50T did not appreciably change pc. The
PC obtained with the 850°C alloyed Al region is acceptable for cell fabrication.
Alloying Al P-1' contacts at 6500 C or 850°C gives virtually identical results at backside probe.
Both tempeI'atures are effective.
hrontside illumination tests oil cells where the P`^ region was created by alloying evaporated Al
at 850°C and 650°C showed that the 850°C alloy condition gave slightly better results with VOC
rising to 0.5 05 V from 0.587 V and JS(, increasing to 38 iliA/c,11 2 from 36 IIIA/e,11 at AM]. The
850°C alloy step was included in the baseline process.
During the process verification, it: was noticed that VOC values after mounting for test were
lower than anticipated, see Table 11. A careful evaluation of the "tail end" mounting process
sequence, strip frontside process oXWO, deposit AR coating, saw, gold tab bond, showed that the
gold tab mounting process was causing a degradation in the cell photoresponse. Tile saw and gold
tab bonding process are carried out in a separate facility as a service to this program. Careful
Clhecking of recent history showed that a chhange had been made ill the routine gold bonding
ploCedUre several nlontlhs earlier. Tile bonding pressure had been increased significantly to improve
bond strength oil One wafer containing two ? X 3 cm cells was carefully monitored through file
process to verify that the increased bonding pressure was the culprit. Tile front oxide strip, AR
deposition steps were replaced by a thinning of tile front oxide to eliminate the possibility of
photoresponse degradation, increased surface recombination, while the front surface was bare. Data
oil the 150-µm thick wafer from lot AAAP-11-1 .10 is shown in Table II1. Prior to gold tab bonding
all measurements are made with backside illumination under ill AM I source (hIII .larlip). (1t is not
convenient to make frontside illumination measurements oil TJ`C without bond tabs.)
The drop iIl 1S(, after saw Caused by the elimination of lateral collection from areils external to
the cell was expected. After bond, both VOC and 1.8C show significant degradation.'I'llis degradation
is attributed to damage gelnerated in the diffused region tinder the bond. This effect is of no concern
ill the proposed Module assembly selionle since re'flow soldeI' bonding will be Used to assemble the
modules. Reverse leakage across file collector-base ,junction at 1 volt did not Change during file
assembly for test process.
14
Table 1I. Process Variation Photoresponse
Lot No.
Thickness
(µm)
Voc(v) JSC(mA/cm2)
AAAP- 11 . 107 100 0.575 26
160 0,575 27
AAAP-II-108 100 0,577 31
150 0,52 10
AAAP- 11 .109 100 0,50 X10
150 0,60 -10
Table III. Photoresponse During Assembly for Test
Assembly Process illumination
12 Finger TJC 16 Finger TJC
Voc I SC Voc ISC
Stop Side (mV) (mA) (mV) (mA)
Before saw Back 589 94 588 87
After saw Back 587 86 685 79
After bond Bock 576 80 576 74
After bond Front 586 130 589 128
T.1 Cs from lots AAAP-11-113 and -116 were assembled using a low-pressure gold tab bonding
process, Photorespollse was measured under all AM I source (ELI-I lamp) using front illumination.
The data on three cells .froin each lot is shown in Table IV, The increase in VOC and ISC for lot
AAAP-11-116 is evident (compare to bottom line of Table 111).
Individual process steps were varied to establish process limits. These variations were full in
groups, with each group containing a baseline lot that was used as the process control,
The backside boron implant was varied along with the phosphorous diffusion temperature. The
diffusion step was used to anneal the implant. A Naseline group (I X 10 14 ato117/c111 2 B implant,
850'C POC13 diffusion), lotAAAP-11-107; areduced implant group (5 X 10 13 atoll, /c111 2 B implant,
850'C POC13 diffusion), lot AAAP-11-108; and a high-telllperature phosphorous diffusion group
(1 X 1014 atone/cm- B implant, 1000°C POC13 diffusion), lot AAAP-11-109. Each group contained
100-pril and 150-pin thick wafers. The 2 X y-em cells were attached to gold ribbon tabs and
measured at AM 1. The results are shown in Table 11. The baseline process lot AAAP-11-107 results
were typical for this modest lifetime crystal. The equivalent results for both thicknesses were
,encouraging. The reduced implant process, lotAAAP-11-108, is also encouragingat .100-µm thickness.
The optimum implant dpse has a fairly broad range, 5 X 10 13 to 1 X 10 14 atone/cn12. The high-
temperature phosphorous diffusion process, lot AAAP-11-109, is not acceptable and apparently the
high temperature causes lifetime degradation. These cell mcasll1'el11entS probably include solve
degradation due to gold tab bonding (see above).
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Table 1V. Photoresllonse with Corrected Gold Tab Land Process
Lot Al Alloy VOC ISC DISC
No. Tome ("C) (V) (mA) (mA /cm2)
AAAP•11 . 113 650 0,590 136 34
AAAP•11 . 116 850 0,699 142 36
Backside boron .implant closes above 1 X 10 14 ,ltom/crn1' cause degradation of the base-cmitter
junction and are not acceptable, For exanipte, at an implant close of S X 10 13 atom/en1' in 10 U-cn1
P-type substrate, the base-emitter reverse breakdown voltage is 6.2 V, at a dose or 5 X 10 1 `f atoill/cn1'
in the same substrate, the base-emitter reverse breakdown voltage is < 1 V.
Five process variation test lots were completed through backside illunrinvntion testing. These
process variations and backside Photoresponse nleasurcl11ei1ts are sunimariMl in `fable V, Several
useful correlations can be Made from this and earlier data.
Lot AAAP-11-113: The deep front N + diffusion, -0.5 to 0.0 µm, clots trot severely in111110
current collection during back illumination. This effect was checked using front illmilittatioll
(Table 1V) confirming the transistor model pl•oposed earlier for the T.W.
Lots AAAP-II-I 13A, -114. and -115: Variations in the first oxidation process step, have only
second-order effects on photoresponse. In p ►articular, the I OOOT dry 02 oxidation does .not exhibit
any marked reduction in lifetime when foltowed by an 850T phosphorous diffusion. The low
temperature, 450°C', silanc deposltiOln does 110 order any marked advantage.
Lot AAAII-11-1 10: The increase in the Al alloy process step from 050T to 850'C appears to
offer a significant improvement in the baseline process.
The Process variation data reported above coupled with earlier reported process variation diitti
gives the outline for an updated baseline process relative to each of the high-temperature operations.
The optimal conditions for each critical process step are outlined below.
Backside boron implant dose 5 X 10 13 to I X 10 14 atone/cn1 2 at 35 Ise \t
First oxidation 8507 stea.nl oxidation will he rd linctl but the upper temperature
limit could be raised it it orfered ti processing advantage so lon g as the oxidation is
followed by a phosphorous diffusion.
3 Phosphorous diffusion - 850T appears to be near optimum, 950'T causes a marked
loss in collection efficiency. The depth of the front N-1- diffusion up to -0.0 Kiln
does not appear to have a significant effect.
4 At alloy An 850T alloy process step appeals to offer significantly better response
than a 050T alloy. This effect: is probably due to improved electrical activation of
the alloyed At atoms.
Q
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Table V. Process Variation Test Runs
Lot Crystal
Crystal
Type Res Thickness
Back Illumination
ProcessVOC ISC
Number No. (in) (St—cm) (Nm) (V) HA) Variation
AAAP- 11 . 113 452 2 Cz 6 100,150 0.588" 89* Deep Front N+
AAAP-II-113A 348 3 Fz 10 150 0.573—.579t 105-120t Baseline
AAAP-II-114 348 3 Fz 10 150 0.578—,581 t 96-107t 1000°C Oxidation
AAAP -11 -115 348 3 Fz 10 150 0.571—.5761 104-1161 Silane Oxide
AAAP-11 -116 348 3 Fz 10 100,125,150 0.595—.5991 107-115t 850°C Al Alloy
* AM1 Illumination
t Wlamp
Lots AAAP-II-113A, -114, -115 and -116 were all run using 2 cm X 2 cm cells on 3-inch
(7,62 cm) wafers. No particular handling or breakage problems have been observed, The 150-µn1
thick wafers are somewhat less fragile than the 100-µn1 thick wafers.
From these process verification tests, a baseline process was evolved for fabrication of large-area,
6.2 X 6.2 cIn, TJCs. The process outline is given in Table V1.
3.	 Design Verification
The large-area TJC design described in ILA was verified by calculating ILR power loss in the
key loss areas, the masks were checked for overlay accuracy and the final verification was checked
by device fabrication. An outline of each verification process is given below.
I 2R power losses were calculated using Equations (15) and (9) to calculate the fractional loss in
the P+ fingers and in the base, respectively. Equation (15) represents the metallization loss, as
derived in Eq. (11), for the case of a metal pattern with steps in width, i.e,, T1 and T2.
KI 2J SC S pill L2 K12JSC S pill L2
FF =	 +	 (15)
3 VpC T I CF	 24 VpC T2 CF
and
K12 JSC S2
FB =	 P s (vase)	 (16)
13 VpC CF
where
JSC = short-circuit current density = 0.035 A/cm2
S = center-to-center finger spacing = 0.102 em
P In = metallization resistivity (S2 /El) = 0.005 Q/0
L = finger length = 6 cm
T I = finger width narrow section = 0.0076 cm
T2 = finger width wide section = 0.0254 cm
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VOC, = open circuit voltage = 0.6 V
ps = base sheet resistivity (a/0) = 533 62/0
KI = JM/JSC where JM is current density for maxinium power
CF = curve factor
The fractional power loss in the fingers, FF is -1.7% and in the high-resistivity base region is X2.6%
for this design. Other design options using internal plated metal bUs ba ys would give larger fractional
power losses.
Table Vl. Baseline Tadem Junction Call Process
Frontside textured, thin (150 µm) wafer
7.62 cm dia, P•type, 6 . 10 92-cm
Boron inplant, 8 X 10 13 atom/cm 2 @ 35 KeV (back)
Steam oxidation, 850°C, 80 minutes
Define N + region (back)
Phosphorous diffusion, 850°C, POCI3, 60 minutes
Remove front oxide
Phosphorous diffusion, 850°C, POCI3, 15 minutes
Deposit oxide (front and back)
Define P+ region (hack)
Evaporate Al
Pattern
Alloy Al, 850°C, 15 minutes
Define N+ and P+ contacts (back)
Evaporate Ti-Pd-Ag
Define contacts
Backside probe (optional)
Plate Ag
Laser scribe squares
Test
The photomasks were cliecked for pattern registration using an overlay technique. Each mask
level was compared to every other mask level by photolithographic comparison. On the first pass, it
was discovered that niask level 1 was slightly oversized. This was corrected by refabricating this level.
Before cell fabrication began, pattern registration was verified on all levels.
Finally, the design was verified by fabrication of test TJCs. Large-area cells, 6.2 X 6.2 em,
from lot AAAP-I1-120 were fabricated using the baseline process shown in Table VI. Backside probe
measurements gave 1SC = 0.55 ..._ 0.60 A, VOC -0.55 V. Since over 50 17o of the back is covered by
the metallization pattern, the expected ISC for front illumination was > 1 A.
This completed the design verification.
1'
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4.	 Ce'.l Fabrication
Four lots of large area TJCs were started. The lead lot, AAAP-II-12IA, contaill.ing 14 cells was
completed through metal plating and laser scribe. During the final process steps and testing
operations, six of the 150 -µI11 thick cells were broken. The remaining cells were examined and tasted.
The frontside illumination test is conducted by holding the cell against a cerainic, alumina,
fixture using a vacuum bold down. The ceramic fixture has metal tabs that correspond to the bus
areas of the cell metallization. Tile ceramic fixture Illetallizatioll is connected to the test equipment,
either a Tektronix curve tracer or a digital multimeter, using probes. The frontside of the cell is
illuminated at AM 1 using all ELI-I lamp system. The cell test setup is adequate for measuring VOC
and ISC but there is too much iIlternal test fixture resistance to allow fill factor Illeasurements. The
!mull element of resistance external to the cell is in the pressure contacts to the cell ietallization.
During examination, it was Voted that the silicoIl dioxide layer oil the front of the cells, this
layer functions as all AR coat, was very thin and oil soIlle cells had been virtually reIlloved during
processing. The thickness of this deposited oxide layer was increased oil the subsequent lots to
eliminate this problem.
The remaining eight large-area TJCs were checked for photoresponse at AM1. The data is
shown in Table VII.
Table VII. AM  Pilotoresponse for Lot AAAP-II-121A
Coll Number
Voc(mv) Isc(A)
1 579 1.16
2 533 0.84
3 584 1.21
4 585 1.19
5 542 0.64
6 535 0.86
7 577 0.95
8 530 0.93
The cells with low Vp(, and ISC all exhibit frontside areas where the front oxide layer was
completely removed during processing. The best cells, numbers 1, 3 and 4, all appear to have
continuous oxide oil frontside. All cells exhibit a lowered VOC due to heating from the AM1
source. The ceramic fixture thermally insulates the cell from the controlled temperature mount.
The decrease in VOC, is estimated to be approximately 10-15 n1V (4-7°C).
The decrease in VDC and ISC for cells with part of the front oxide removed is InLICII greater
than would be expected from reflection of light alone. It is assumed that the bare areas oil front
surface allow areas of very high surface recombination to exist aIld these areas act as current sinks.
This problem was eliminated on later process lots by increasing the front oxide thickness so that
oxide thinning during processing did not remove the front oxide layer.
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As ail experiment using cells 7 and 8, the frontside Si02 layer was stripped and redeposited
using a low-temperature plasma desposition. After the plasma oxide deposition, photoresponse at
AM 1 was VOC = 0.579 V and ISC = 1.17 A, equivalent to cells 1, 3 and 4. Due to the possibility of
surface coil tainination during the strip and redeposition, this technique is not recommended as a
standard process on completed cells.
Three following lots, AAAP-Il•12]B, -122A and -1228, containing a total of 100 potential
cells, were processed through backside probe. All three lots showed no photoresponse. Failure analysis
indicated that there was no N+/P junction in these devices. Initial problem tracing pointed to a
mechanical failure in the phosphorous diffusion system, either a leak or a solenoid failure. All three
lots were scrapped. This mechanical failure was corrected by replullbing the phosphorous diffusion
furnace and recalibrating the system. This mechanical breakdown caused a serious delay in the
program schedule that jeopardized program coihlpletion within the allotted budget.
Three more lots, AAAP-I1-123, -124 and -125, containing a total of 225 potential cells, were
started on a rush basis to try to recover some of the lost time. A process-related problem, oxide
undercut, occurred oil 	 AAAP-11-123 during the second photoresist-etch operation, P+ oxide
removal (O.R.). The interposed N+ and P+ regions oil backside of the TJC are separated by a
design spacing of 2.5 X 10- 3 enn (0.001 inclh). When an oxide undercut occurs, the alloyed Al
spreads into the undercut region. As a consequence of the oxide undercut, fhe P+ Al alloy process
step resulted in P+ to N+ leakage or shorting. This leakage or shorting degrades device performance
to unacceptable levels. Lot AAAP-I1-123 was scrapped.
Cells from lots AAAP-11-124 and -125 were used for process testing on the photoresist and
etching steps relevant to the second O.R., P+ oxide removal. Changes in the photoresist bake
temperature, from 110°C to 165°C, and in the oxide etch composition, increase the ratio of N114F
to HF, solved the oxide undercut. The undercut was not observed at the first O.R., N+ oxide
removal or at the third O.R., contact oxide removal. It was deduced that this oxide undercut was
related to a change in the adhesion of the photoresist to the oxide surface. The cause of the oxide
undercut at second O.R. was not identified. Although the source of this process problem is technically
interesting and relevant, the program schedule and budget were exhausted.
The process test experiments did eliminate a number of possible sources of the oxide undercut
problem. The deposited oxide layer had the same refractive index, 1.50; thickness, 2000A ; and etch
rate, 1000A/minute at 25°C in Bell 2 etch, that had been maintained for many months. No other
program using this same oxide depositionn system observed an undercut problem. The use of
commercial adhesion promoters did not help. The use of a fresh supply of photoresist or processing
the photoresist in a different facility showed no improvement. Removal of the phosphorous glaze
prior to the oxide deposition and/or densifying the deposited oxide in 02 at 850°C for 15 minutes
did not eliminate the undercut. Nonpatterned etch removal of the top 200 to 400 A of the deposited
oxide prior to photoresist applicationn did not eliminate the undercut. Vacuum baking of the wafers
at 250°C prior to photoresist application did not eliminate undercut. The relative Ilunlidity and
temperature of the photoresist facility remained within normal operating limits.
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Using the empirical parameter changes, increased photoresist bake temperature and a more
buffered etch solution, five wafers from lot AAAP-1I-125 were processed to completion. At
backside probe using backside AM  illumination, all five cells exhibited VpC of 0.56 V ±0.02 V and
ISC = 0.60 A ±0.05 A. Prior to laser scribe, frontside AM 1 illumination gave VpC = 0.58 V ±0.01V
and IS = 1.15 A x0,05 A. During laser scribe, three of the five cells were broken by an inexperienced
operator. The two remaining 6.2 X 6.2-cm cells at AM 1 exhibit VpC of 0.579 V and 0,581 V and
ISC of 1,19 A and 1.20 A, equivalent to the good cells in the first lot of large-area TJCs.
From the measured short-circuit current, a short-circuit current density, 1.20 A
(6.2 cm X 6.2 cm) = 0.0312 A/cm 2 at AM1 can be derived for these 150-µm thick large-area
TJCs. Although slightly better cu gent density has been observed on 2 cm X 2 cm TJCs, this is a
satisfactory .result for the first generation of large-area devices. Improvements in the frontside
AR coating, higher refractive index materials, e.g., silicon nitride, would be expected to yield
- 5'Yo increases in short-circuit current density.
Fill factor was not measured on these individual cells due to series resistance in the vacuum
hold-down jig. The cell design was based on a FF of 0.75-0,78. Using a FF value of 0.75, the
calculated cell power at AM 1 would be
Cell power	 = 0.58 V X 1.2 A X 0.75
= 0.522 W
and the cell power density atAMI would be
0.522 W
Power Density =
37.05 cm2
= 14.1 111W/cm2
This large-area TJC module program was initiated on a schedule that did not allow for any
significant slippage and a budget that did not comprehend any unplanned consumption of resources.
The mechanical failure of the phosphorous diffusion system coupled with the oxide undercut
process problem caused a program slippage of approximately eight weeks and consumed labor and
resources over this period. A request for a schedule extension and additional funds was denied.
Consequently, the cell fabrication activity was not completed.
Although process simplification was not a specified part of this project, some thought was
given to a more cost-effective, simpler process flow. The guiding theme behind this concept of
process simplification was that all process steps should be additive, i.e., anything that is added to
the silicon wafer should appear in the final product. Guided by this theme, the conceptual process
sequence shown in Figure 9 is proposed. In the figure, the wafer is always shown with the topside
(sunside) up. This process has not been tried in the labroatory, but most of the individual process
steps have been demonstrated in the semiconductor industry. A brief discussion of each process
step is given below.
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Figure 9. Conceptual Process Sequence for Tandem Junction Cell Fabrication
Step 1 — Texture. This is a standard dilute sodium hydroxide texture etch process to reduce
surface reflection and refract light in the thin substrate.
Step 2 — Spin-on As. This step provides the source for the topside N + layer, This step would
use spin-on polymer dopants, spray techniques or ion implantation. The choice of a spin or spray
polymer dopant is based oil 	 the residual silicon oxide film as the AR coating. The choice of As
as the dopant is based oil 	 slower diffusion rate for As, however P or Sb may work as well or
better, depending oil 	 final firing cycle.
Step 3 — Ion Implant B. This step provides the pseudo back surface field used in the TJC. A
dose of 5-10 X 10 13 atom/cm2 would be recommended (as discussed oil 	 15, 16).
Step 4 — Print P+. In this operation, the P+ metallization and the source for the P + diffusion
under the printed izw i d contacts are applied at one time as a printed ink. As all 	 Al doped
Ag call applied to P-type silicon to form an ohmic contact after firing. Any of the group III
dopants, B, Al or Ga, could be used as the, source of the P + layer. This process has been demonstrated
to fabricate a diode solar cell using a phosphorous containing polymer dopant and an Al-Ag ink8
followed by a single firing-diffusion step.
Step 5 — Print N+. In this operation the N+ metallization and the source for the N+ diffusion
are applied at one time as a printed ink. This process step has not been tried. The N + ink should
contain an N+ dopant that will diffuse ahead of the alloyed contact metallization to form the N+/P
junction. This operation is similar to the old alloy junction technique used in the 1950s to fabricate
diodes and transistors.
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Step 6 --• Fire. This one high-temperature operation is planned to diffuse the front N + layer,
convert the polymer dopant film to a Silicon oxide film, anneal the boron ion implant, diffuse the
P+ dopant and sinter the P+ metallization, and diffuse the N+ dopant and sinter the N+ metallization.
All of these operations can be carried out in the vicinity of 850°C under a suitable atmosphere.
Mixtures of nitrogen and oxygen, possibly clean air, should be ideal. This step will require careful
development to get a proper balance of time and temperature such' that all thermal operations are
reasonably optimized.
While this conceptual process sequence has not been demonstrated, it does show that a simple,
potential low-cost TJC process is possible. Future work in this area of process development should
be pursued as part of the LSA Program.
B. TANDEM JUNCTION MODULE
1. Define Cell-Module
A properly designed photovoltaic module requires a coordination between the design of the
cell and the design of the module. In particular, cell bond pads and the module interconnect system
must be compatible and should be complementary. In this vein, a design review was held before the
cell design was finalized. Critical geometries on the cell and on the module components were
compared and tradeoffs were established. The module was designed as a parallel (5)-series (6) array
of 30 cells. The external cell dimension, a nominal 6.2 em, is shown in Figure 8.
The cell would have a single N+ bond pad and a single P+ bond pad. These bond pads would be
located on opposite sides of the square cell. The bond pad width would be 0.127 cm with a 0.025 cm
separation from the opposite conductivity metal finger. This bond pad width, 0.127 cm, would not
be sufficient to collect the current generated by the cell without serious I 2R losses. In the module
assembly, however, the interconnect bus would be attached along the entire flat width, -- 4 cm, of
the bond pad and would provide the necessary low conductivity current collection. In this fashion,
one of the module components, the interconnect bus bar, augments the current collecting bond
pads on the cell.
The clad metal interconnect bus bar will span from the P+
 bond pad on one cell to the N+
bond pad oil next (series) cell. At the same time, the inter:zo mect bus bars will connect adjacent
cells in a redundant parallel fashion, see paragraph B.7 in this section. The interconnect bus bars
were designed to fall 0.025 cm from the inside dimension of the bond pad to allow for the solder
fillet. The solder attachment can be made using condensation or infrared soldering.
2. Modify Tooling
An analysis of the minimodule size indicated that embossing is not necessary to assure substrate
rigidity. Oil substrates, 1.2 X 0.6 m, embossing would be recommended. The embossed
groove also provides a recess for the backside interconnects. In the series-parallel configuration
chosen for this work, the .interconnect thickness is only 0.002 inch (0.0051 cm) and recessing is
unnecessary. Therefore, tooling modification was not necessary and was eliminated.
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VSlieut steel was cut, Figure 10, and formed to shape. Twenty substrates were formed using
20-gauge (0.0359 inch, Q.0912 cm) cold rolled steel and 20 substrates were formed using 22-gauge
(0.0299 inch, 0.0759 cm) cold rolled steel, Top and front views of the formed cold rolled steel for
the substrate are shown in Figure 11.
Figure 10. Top `thew of Substrate Blank
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TOP VIEW
13.36 INCH
(33.93 cm)
1.00 INCH
FRONT VIEW
	 (2.54 cm)
Figure 11. Formed Substrate
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Design and F oral lit ►s Ban,
As demonstrated earlier ill contract, copper/invar/eopper laminates can be fabricated to
more closely mateh the thermal expansion coefficient of silicon. The tandem junction module
interconnect scheme will use thin ribbons or this elad metaI material. Cop per/ Ivar/copper was bonded
with a 12,5/75/12.5 ratio, and rolled to a thickness of 0.0102 cm. The bus bar niaterial was
subsequently rolled to a filial thickness ol'0.0051 em.
`t'hc minimum allowable bus bar thickness can be calculated by defining the minimum allowable
power loss in the bus bar, if we allow a 1.7 . 12R Mower loss and assume a cell output: of 1,0 A at
0.5 V, then minimum bus bar thickness is calculated as follows:
J 1' z: 1 2 R 
where
l' -- ;dlowable loss = 0.0l X 1.0 x 0.5 o 0.005 W
I
	
cell output
Re = resistance of clad bus bar
then
0,005 \V (1.0) 2 Re
Re = 0.005 SZ
The resistance of the Composite clad metal conductor can be calculated as a set of parallel
layers
1	 1	 l	 l
l:c — l:1	 R^	 l2 ► ^
wiled: R I , R') • ' ' R„ are the respective resistance 's of the clad metal layers.
lay combining the t:op and bottom copper layers into one term, we obtain:
RC — R(, l)
	RI nvar
or
4 ..1 — \V x ttl(^a +(11V t l nv r	 Q)Re 
P( I i► x 1,	 Plnvar\ L
where
w = wiiit;ll or bus bar "^ 4 c ►il
L.
	
engti, or bus bars = ti ' em
I( , ,, = total eohher thickness = 0.25 '1'13
tlnv;u = Invar thickness e 0.75 `i"13
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U.0051 cm BUS o	 146x
p( • 11 = resistivity of copper = 1.7 X 10 (1 S2-cm
P I nvar = resistivity t ► t' Invar = 5.0 X Ill 5 S2-cm
T1; ` thickness of bus bar
Soh ing fkil 1 1; \t e kihtaill
T 
	
= I, ` X I () 5 .,Ill
Therefore file actual loss In the bus bar interconnects of 5.1 X 10 i :n1 thickness would be
sit;nifik-a p tly less than 0. V ; of the power available at the cell bond hatls. The use of wide, short :lad
in It,
 I* t I IIIIccI bus bars results in a tIeII\crabIc power sa\ing while maintaining a stress-free :eIFIo-:ell
niterconnect system.
6.	 Solder FixtulY-
Sold;rink! evaluations were :onklll:ted with bits h:u . thickliess of , 0.025 :n1, 0.010.` :n1, and
(1.0(151 cnt using: _` \ 2 :n1 TJ('s (Toss sections of the sol,Icrcd interconnects are shown ill 	 14.
No problems were encountered nor were expected with the bond intcgrity of file hmI bar 	 platcd
Ag Interta:c I he thin, (1.0031 :m, clad n1et.Il interconnects perform ase\11cctcd.
A soldenliv 1 -i\ttlre was built which could accommodate up to a S X o matrix. The fix • ure is
basi:nlly a \3k, 1111nl :hu:k kill Mitch th; cells are positioned. The vacuum chuck is supported by a
I
	
plate \^hl:h picheats the :hu,l. to minimize heal sinking p for lki nllrarrd sulderin)~, see
Figures 15 and I r..
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Figure IS. Vacuum Chuck with .i X 5 fell Matrix (Front View)
Figure 10. Vacuum 	
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 Chuck ith .i X S fell Malrix (Side View)
7.	 Assemble fell Nlatri\
Infrared soldering was first successfully den ► onstratcd on a o+te-cell and two-cell string of
dununy cells. The durum cells contain the correct n ► rt.illiiation pattern but are not electrically
active.
Using dummy cells, a ? X S cell n ► atrix and S X S cell matrix were assembled to check out the
assembly technulur. t he two parallel series cell THAI :es are shown in Figures 17 and 18. I lic
excrllcnt cell nesting efficiency is evikicnt in the.c photographs. The cells are series c0nnec1cd
horizontally, Iett to right, and parallel cormcktcd %ertically, top to bottom.
Since enough 'T.IC% to falhri:ate nodules wcre not mailable from task 1.4. tit) photovoltaic TJC
matrices were assembled. The assembly technique was demonstrated to he effective
^1
-A qw..
i
R fFAN
I ieure 1'. 3 X S C; it Matrix
I-igure IS. i X j Cell Matrix
K.	 Assemble Module
Due to nrrchanical and process problems (section 11.4), lark-area TJC fabrication was not
completed. The module assembly procedure can be tlesct'ibed as follows.
I.	 Assemble S X (, TJC iii.itri\
_. A small klI*Op of 1 1 I'V-(,I^ is hliced on the backside of each cell in the 6 X 5 cell
matrix. hhc cell matrix is then positional on the porcelainiied steel substr. t c and
.onnected cicetrically Nvith !hc fcedthrou;ghs.
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COVER GLASS
POLYSULFIDE SEAL
PORCELAINIZED
STEEL SUBSTRATE
3. A small RTV-1284 bead is laid around the periphery of the ,glass 0.95 cnl in from
the edge. After curing, the glass is positioned oil substrate with the RTV gasket
in contact with the substrate. The purpose of this gasket is to act as a dant for the
polysulfide seal (EC801). The seal is applied using all autommatic dispensing unit and
it filled the cavity from the RTV gasket out to the edge of the module, see Figure 19,
The polysulfide is cured at 120°F for 24 hours.
(Liquid filling was chosen instead of a gel as a pottant for a number of reasons. Gels
inherently are associated with delamination at cell interfaces, interconnect areas, or
along module borders. Gels are more difficult to work with. The major disadvantage
of a liquid results wheal the seal integrity is violated or the glass cover breaks. The
liquid chosen was a Union Carbide Silicone Fluid (L-45). L-45 has excellent
mechanical properties, resist breakdown by shear, is compressible, and highly
efficient at dampening vibrations. It is available in high purity, for electrical use, has
high resistance to breakdown by voltage, exceptional insulation quality and resistivity,
and very low electrical losses. Union Carbide L-45 silicone dielectrics are used in ae
and do circuitry.)
4. Liquid filling is accomplished using the automatic dispensing Unit. The seal on the
module was punctured with a needle from the dispensing unit and then filled.
Another approach is also to leave a section of seal uncompleted, fill the module
cavity using ail ordinary oil call dispenser, and then finish the seal.
5. After liquid-filling, the gating seal is cured,
CELL MATRIX
Figure 19. Schematic of Module Edge Seal
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9. Test and Ship
No TJC modules were completed when this program terminated. Therefore no test data was
taken and no modules were shipped. However, one can calculate the expected performance of a
5 X 6 array of TJCs in a glass-covered module as follows.
From the measured AM 1 characteristic of 6.2 cm X 6.2 cnl TJCs, the single cell VpC is 0.58 V
and ISC is 1.2 A for a bare cell. Encapsulation loss would be ;:z^ 41'o', primarily because of topside
reflection from the glass cover (one side reflection from a glass-air interface). Power loss in the array
due to interconnects would amount to less than 0.1 %. No losses in generated cell power need to be
accounted for due to interconnect shadowing or module bus lines. The voltage, current, power and
power density aro summarized in Table IX for the hare TJC, encapsulated TJC, 30 cell TJC matrix
encapsulated and the 30-cell TJC module, assuming a fill factor of 0.75.
The total cell area in a 30-cell matrix is 1111.38 cm 2. The total module area (external
dimension) is 1365 cm 2 . If a 1.0-cm border around the exterior edge of the module is dedicated to
sealing the glass cover to the porcelainized substrate, the interior area of the module is 1220.68 cm2.
The ratio of cell area to total module area is 0.814 and the ratio of cell area to internal module area
is 0.91.
Table IX. Calculated Photoresponse
VOC
(V) ISc(A)
Power
(W)
Power Density
mW/cm2
Bare TJC 0.58 1.2 0,522 14.09
Encapsulated TJC 0.58 1.152 0.501 13,52
5 (parallel) X 6 (series)
TJC matrix
(encapsulated)
3.48 5,76 15,03 13.52
TJC Module 3,48 5.76 15.03 11,01
If full square were used for the TJC instead of the truncated squares used ill this study, the
ratio of cell area to total module area would rise to 0.844 and the ratio of total cell area to interior
module area would rise to 0.944. As total module size is increased, the 1.0-cnl perimeter dedicated
to sealing the glass cover to the procelainized steel substrate would remain fixed and the ratio of the
interior module area to the total module area would increase from the 0.894 o11 this module to 0.960
on a 1.00 ill X 1.00 m module and the cell area, using full squares, to total module area ratio would
rise to 0.906. This demonstrates the high nesting efficiency that can be achieved using square cells
with all backside interconnects. The incorporation of clad metal interconnect buses whose thermal
expansion coefficient matches silicon over the temperature range of interest eliminates the need for
expansion or stress relief loops without sacrificing reliability.
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SECTION III
CONCLUSIONS AND RECOMMENDATIONS
The transistor module for the TJC has proved to be very useful in increasing the cell size from
2 cm X 2 cm to 6.2 cm X 6.2 cm. Further improvements in cell efficiency should be obtainable by
improving the existing model and applying the module to structure and process optimizations.
Scale tip of the TJC from 2 cm X 2 cm to 6.2 cm X 6.2 cm was successful. Bare cell efficiencies
of 14% at AM 1 were achieved.
Process limits for the key process steps were established. All process limits are within readily
controllable ranges,
Cell design must be coordinated with module matrix design to achieve optimum packing
density. Module components, such as interconnects, can be designed to supplement cell components
for overall module performance.
Future development efforts on the TJC should emphasize improved device modeling and use
of device models to guide structure and process optimization. AM 1 efficiency of 2017o should be
achievable.
A simplified, all additive TJC process has been proposed. This process concept wiil require
development effort to bring the proposed process to a factory process.
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SECTION IV
NEW TECHNOLOGY
No areas of new technology were identified in 1979,
r'Ut CEDINGi PAGE BLANK NDY MMED
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SECTION V
PROGRAM SUMMARY
Figure 20 shows the final work plan status. Activity 1.4, Cell Fabrication, was not completed.
r
	Activities II.7, II.8 and 1I.9, Assemble Cell Matrix, Assemble Module and Test and Ship could not
be completed. All other activities were completed.
37
o 11 H hill i 1 li'l
Q
Q
00
^ G
i
= b
V
E
a.
V m
X
.^.
U p O aC O
N b ti 3 CJ ~_.C b LL
v v L7 w
Q aJ	 vcQi
^
C
^
u.
^
C
•.-
C
^
u I. u
•^
.O
E ^CE H ^, j.. `^ WO 'N
va` AC^ CLl
g^ 0 ^" Iv.
do
'y
c^
H
w
QQ[;
V
.0
^I
o
^
i ri4vi 6 ro6 U. U.
I
j, NA: PAGE IS
38	 OF POOR QUALM
a
s
0
or,
SECTION VI
REFERENCES
1. W. T. Matzen, S. Y. Chiang, and B. G. Carbajal, "A Device Model for the Tandem Junction
Solar Cell," IEDM (Late News), Washington, D.C. (December 1978).
2. W. T. Matzen, S. Y. Chiang, and B. G. Carbajal, "A Device Model for the Tandem Junction
Solar Cell," IEEE Trans in Electron Devices, Vol ED-26, No. 9, 1365 (September 1979).
3. W. T. Matzen, B. G. Carbajal and R. W. Hardy, "Design Considerations for the Tandem Junction
Solar Cell," Conference on Solar Cell High Efficiency and Radiation Damage, NASA Lewis
(June 1979).
4. W. T. Matzen, S. Y. Chiang and B. G. Carbajal, "Optimized Metallization Patterns for Large-
Area Silicon Solar Cells," Twelfth IEEE Photovoltaic Specialists Conference, Baton Rouge,
Louisiana (1976).
5. W. T. Matzen, "A Physical Model for Series Resistance Losses in Solar Cells," to be published.
6. S. Y. Chiang, B. G. Carbajal and G. F. Wakefield, `Improved Perfonnance Thin Solar Cell,"
IEDM, Washington, D.C. (1977).
7. S. Y. Chiang, W. T. Matzen, B. G. Carbajal, G. F. Wakefield, "The Back Surface Field Effect on
Tandem Junction Solar Cell," Electrochemical Society Meeting, May 1979.
8. B. G. Carbajal, Automated Array Assembly, Phase 2, Annual Technical Progress Report 1978,
DOE/JPL 954881-79-4, 23-24 (February 1979).
39
